Shield Your Devices: The Strength of Open-Source Software and Hardware
summary
Project ports OP-TEE port to RISC‑V using OpenSBI 1.2, OP-TEE v3.21.0, Linux 5.20 and GCC 7.5.0 on a Cameo RISC‑V target and a CoreFive SoC; boot uses U-Boot FIT images and early trusted-OS boot with signature checks. Isolation relies on PMP/IOPMP and an asymmetric multi‑processing model assigning cores to secure and rich domains. RPMSG over an NXP mailbox with IRQs implements cross-domain RPCs. Regression x-test passing shows functionality and overall work is 90% complete.
AI-written summary · about
chapters (12)
- 0:00Embedded device security challenges
- 4:39Countermeasures against threats
- 6:07RISC-V benefits
- 8:00Security trade-offs in expansion
- 9:24Trusted execution environments
- 11:30RISC-V hardware support
- 17:06Secure OS for RISC-V
- 21:26Asymmetric multi-processing
- 24:12Cross-domain communication
- 25:20Secure boot with OP-TEE
- 26:48Development setup
- 28:46Conclusion
related talks
17mEnhancing OP-TEE for RISC-V: Leveraging IOPMP and Enabling RTOS Integration
39mHands-on OP-TEE with Andes RISC-V
54mCombat complexity - build your own open OS and hardware
39mSoftware Defined Hardware on Heterogeneous SoCs Using OpenAMP
48mOP-TEE: Using the ARM Trust-Zone to Control Tamper Resistant Processors
28mFree and Open Source Hardware to enable RISC-V IoT Applications With
30mSoftware architecture for High-end IoT devices
25mThe State of RISC V Software