FPGA: creating hardware by programming
summary
Describes using an FPGA development board (DE0‑Nano‑SoC with a Cyclone V dual‑core ARM at 925 MHz, ~15,000 logic elements, 330 KB RAM and a 50 MHz oscillator) and the toolchain (vendor tools like Quartus/Vivado for bitstreams, plus Icarus/GTKWave for HDL simulation and waveform debugging). Shows a full workflow: write HDL, simulate, synthesize, place-and-route, flash and run a VGA generator that outputs 800×600@72 Hz as a red/blue checkerboard, and highlights practical limits such as compile times from minutes to days and limited free/libre tool support.
AI-written summary · about
chapters (10)
- 0:00FPGA introduction
- 3:58Classical processor limits
- 7:48How FPGA works
- 11:17Programming FPGA tools
- 15:35VGA signal generation
- 28:02Debugging and testing
- 32:43FPGA use cases
- 36:56Getting started with FPGA
- 37:59FPGA pros and cons
- 41:29Q&A
related talks
43mSoftware Development Trends for FPGAs
42mIntroduction to SoC+FPGA
56mProgramming FPGAs - The Open Source Way
45mAutomated, Simulation-Based Flow for Low-Cost FPGA-Accelerated Devices with Z...
38mOpen-Source Tools for FPGA Development
17mAccelerating Designs for SoC FPGA Using Simplified High-Level Synthesis Flows
21mSoftware Flow for Complex SoC FPGA
11mDoing Hard Things in a Soft Way