Alex Bradbury
where else to find them
what they talk about
all 4 in the filters
where they keep going back
no series more than once — all 6 in the filters
on a stage with
all 43 in the filters
who talks about the same things
nobody close enough yet
| title | conference | date |
|---|---|---|
| Improvements to RISC-V Vector code generation in LLVM | RISC-V Summit Europe 2025 | 2025-05-12 |
LLVM adds middle-end and backend changes for RVV including VL tail folding and non-power-of-two SLP support, a pass to reduce VL to demanded, and backend… | ||
| RISC-V LLVM State of the Union | RISC-V Summit North America 2024 | 2024-10-22 |
Status update on RISC-V LLVM: LLVM supports the mandatory RV64G/23 extensions, has growing contributor diversity, and runs a CI-backed test farm using QEMU… | ||
| Production ready RISC V Support in LLVM Clang 9 | RISC-V Summit 2019 | 2019-12-09 |
LLVM/Clang now includes production-grade RISC-V support as a default target in Clang 9, covering RV32I and RV64I with MAFDC and all ABIs except the embedded E… | ||
| Open source hardware licensing: a lowRISC experience report | Week of Open Source Hardware 2019 | 2019-06-13 |
lowRISC reports sticking to upstream licenses (original Rocket was BSD then Apache) and now releases new IP under Apache 2.0, uses CC‑BY for documentation, and… | ||
| Panel Discussion: Open Source Licensing | Week of Open Source Hardware 2019 | 2019-06-13 |
Panel debates concrete tensions: license text ambiguity forces legal interpretation and risks incompatible OHL variants when projects try to redefine scope… | ||
| LLVM for RISCV | 8th RISC-V Workshop Barcelona 2018 | 2018-05-07 |
Describes adding bit-manipulation ops to the LLVM RISC-V backend with working RV32 and RV64 support now upstream, claiming parity with GCC for code size on the… | ||
| Poster / Demo Previews | 8th RISC-V Workshop Barcelona 2018 | 2018-05-07 |
Poster session previews list concrete results and demos to see: a quantum‑resistant secure boot shows large speedups on HiFive hardware; CGEN generates… | ||
| RISC V LLVM: Towards A Production-Ready LLVM-Based Toolchain | 7th RISC-V Workshop 2017 | 2017-11-28 |
LLVM backend for RISC-V now compiles real code and passes the GCC torture suite 100% for RV32I and RV64I across all opt levels, implements an MC layer… | ||
| nothing matches | ||