The NOEL Processor Line

on YouTube ↗13m

" summary

NOEL-V is a configurable RV32/RV64 core that implements a super scalar dual-issue in-order pipeline, many RISC‑V extensions (including recent CFI), and strong ECC'd DDR2/3/4 controllers used in space‑grade octa‑core designs on radiation‑hardened ASIC tech. It offers L2 variants, stripe memory to boost bandwidth and a hardware-isolated multicore mode plus time‑slotted external DRAM for deterministic latency. NOEL3 is an RV32 barrel core (3–7 stages) for resource‑constrained and many‑core use, RTL exists and first release targets Q1 2025; most IP is open source under a copyleft license.

AI-written summary · about

" chapters (7)

1. 0:00Introduction
2. 0:24NOEL 5 processor overview
3. 4:18Multi-core system design
4. 7:19NOEL 6 barrel processor
5. 9:02Software ecosystem
6. 10:29Availability and licensing
7. 10:51Q&A radiation hardening

" related talks

• 14mNOEL-V, a Configurable 32-Bit and 64-bit RISC-V IPChristian Sayer · embedded world 2022
• 24mAndes RISC-V Processors for Control and Data PathsCharlie Su · RISC-V Global Forum 2020
• 14mRISC-V Grows Up and Goes Big!John Min · RISC-V Forum: Embedded Technologies 2021
• 16mLinux-Ready-RV GC AndesCore with Architecture ExtensionsCharlie Su, Andrei Tatarnikov · 8th RISC-V Workshop Barcelona 2018
• 20mCould RISC-V Become a Force in HPC?Niraj Dengale · RISC-V at embedded world 2024
• 02mRISC-V WelcomeKim McMahon · RISC-V Forum: Embedded Technologies 2021
• 15mRISC-V processor IP product lineAlexander Kozlov · embedded world 2023
• 16mRISC-V and the Elf: A Story About Randomisation for Safe and Secure Critical Sy...Leonidas Kosmidis · RISC-V Summit 2022