Porting and Optimization V8 for RISC-V

on YouTube ↗08m

" summary

Upstreamed a full V8 port for the RV64G/RISC-V64 ISA and now maintain two CI branches (master and riscv64), with four months of rebasing before landing and ongoing daily work: applying upstream changes, adding toolchain and OS configs, fixing skipped features, and backend codegen tweaks. The baseline Sparkplug compiler brings 5–15% reported speedups, measured builds show 7% less static code vs mips64 but 13–18% larger static and 3–9% larger dynamic footprints on JS benchmarks, and Node.js riscv64 configs are landed awaiting V8 9.1.

AI-written summary · about

" chapters (5)

1. 0:00Introduction to V8 for RISC-V
2. 1:36Daily maintenance and tasks
3. 4:40Performance and stability
4. 5:51Node.js support
5. 6:23Future roadmap and outlook

" related talks

• 25mUnlocking Javascript: V8 on RISC-VPeng Wu, Brice Dobry · RISC-V Global Forum 2020
• 21mOpen Source Compiler Tool Chains for RISC V Past, Present and FutureJeremy Bennett · RISC-V Summit 2019
• 24mRISC V LLVM: Towards A Production-Ready LLVM-Based ToolchainAlex Bradbury · 7th RISC-V Workshop 2017
• 18mPreview RISC-V GCC Features and Optimization Improvements for GCC-14Jeff Law · RISC-V Summit North America 2023
• 16mImprovements to RISC-V Vector code generation in LLVMAlex Bradbury, Luke Lau · RISC-V Summit Europe 2025
• 13mRISC-V 32-bit glibc portAlistair Francis · linux.conf.au 2020
• 21mProduction ready RISC V Support in LLVM Clang 9Alex Bradbury · RISC-V Summit 2019
• 17mUnlocking 15% More Performance: A Case Study in LLVM Optimization for RISC-VMikhail R. Gadelha · RISC-V Summit North America 2025