THEJAS32 - the Sarkari SoC

on YouTube ↗26m

" summary

THEJAS32 is a 32-bit RISC‑V microcontroller designed in India by CDAC under DIR‑V, sold singly in India for ₹289 and shipping on ARIES dev boards; it is a 100 MHz single-core part with 2 KB RAM, 128 pins, no PLL/crystal socket, no sleep modes and minimal docs or schematics. An open-source KiCad PCB is being developed that uses an RP2040 clock generator/coprocessor and Raspberry Pi HAT headers; boards are unfabricated yet, work-in-progress with planned fabrication, testing, SDK and education-focused docs.

AI-written summary · about

" chapters (10)

1. 0:00THEJAS32 introduction and significance
2. 3:38THEJAS32 documentation problems
3. 6:07THEJAS32 hardware flaws
4. 9:19THEJAS32 usefulness despite flaws
5. 12:10THEJAS32 policy and ecosystem role
6. 15:17Open-source alternatives for THEJAS32
7. 18:50RP2040 clock generation in THEJAS32
8. 21:37THEJAS32 roadmap and next steps
9. 24:07THEJAS32 software ecosystem
10. 26:20Q&A

" related talks

• 15mPractical aspects of using the Open Source SCR1 coreEkaterina Berezina · ORConf 2018
• 37mKeynote: RISC-V Launchpad ShowcaseTiffany Sparks · RISC-V Summit North America 2023
• 15mSERV: 32-bit is the New 8-bitOlof Kindgren · RISC-V Summit 2022
• 21mAriane: An Open Source 64-bit RISC-V Application Class Processor and latest ImprovementsPablo Odriozola · 8th RISC-V Workshop Barcelona 2018
• 13mUsing RISC V As a Security Processor For DARPA CHIPS And Commercial IoTMark Beal · 7th RISC-V Workshop 2017
• 11mDriving SoC Innovation with Synopsys RISC-V SolutionsRich Collins · RISC-V Summit Europe 2024
• 17mKeynote: Racing to Adoption: From Momentum to Mainstream with RISC-VBalaji Baktha · RISC-V Summit North America 2023
• 03mOpen Source SCR1 coreEkaterina Berezina · ORConf 2019