Hardware Assisted PMU Virtualization
Talkat Open Source Summit India 2026 · on Tuesday, 2026-06-16· at 18:30· Lotus Ballroom 3 (Level 3)·
summary
Hardware-assisted PMU virtualization extends the upstream Mediated PMU framework with automatic save/restore of guest PMU state in hardware, direct interrupt delivery to guests (avoiding NMI injection round trips), and a hardware-enforced allowlist for perf MSRs that dramatically cuts VM exits. It also virtualizes IBS (instruction‑based sampling) to deliver precise RIP and fetch/op samples in‑guest, enabled real fixes (e.g., removing a legacy dummy wait) and ships RFCs and patches upstream for evaluation.
AI-written summary · about
chapters (15)
- 0:00Hardware assisted PMU virtualization
- 1:03Emulated vs mediated PMU
- 3:14Key PMU concepts
- 6:49Mediated PMU lifecycle
- 8:13VPMC with hardware assist
- 10:48Why intercept perf control MSR
- 12:38Direct interrupt delivery
- 14:03Instruction Based Sampling overview
- 16:34IBS performance example
- 17:37IBS virtualization workflow
- 19:46PMU filtering
- 22:13PMU methods comparison
- 23:38Confidential guest PMU security
- 24:40Status and upstream patches
- 25:01Q&A
related talks
22mAMD-vIOMMU: A Hardware-assisted Virtual IOMMU Technology
11mAdvanced Parallel Memory Virtualization
36mShared Virtual Addressing for High Performance Arm Infrastructure Platforms
24mA Virtual IOMMU With Cooperative DMA Buffer Tracking
31mInstant Detection of Virtual Devices
29mPerf Support in Xen
31mHardware Friendly Vhost vDPA: Towards an Efficient and Migratable Device Model
31mPVH Technical Deep Dive
