~/talk

Chip floorplanning with deep reinforcement learning

links:none on file
slides:none on file

A deep reinforcement learning pipeline generates chip floorplans for Google TPUs that match or beat expert layouts and runs under six hours instead of weeks. An RL agent sequentially places macros, a force‑directed placer fills standard cells, and a masked action space enforces feasibility. Training uses 10,000 placements across five blocks and an edge-aware graph encoder that predicts wire length and congestion; production TPU layouts from Nature results tape out successfully.

AI-written summary · about

  1. 0:00Intro
  2. 0:24Key takeaways
  3. 1:41Prior approaches to chip floorplanning
  4. 2:16Chip floorplanning with reinforcement learning
  5. 2:44We take a hybrid approach to placement optimization
  6. 2:55Results on a TPU-v4 block
  7. 5:32Reward model architecture and features Input Features Graph Cory Predictions
  8. 6:08Label prediction results on test chips
  9. 6:49Ariane (RISC-V) placement visualization Training policy from scratch
  10. 7:49Convergence curve: training from scratch vs. fine-tuning
  11. 8:33Comparisons with manual and SOTA baselines
~/search
type to search 6,249 conferences, 138,987 speakers and 185,172 talks
~/help
cmdctrl k
search every conference, speaker and series
/
focus the filter search
h
home
c
conferences
s
speakers
e
series
t
light / dark — the status bar button does the same
?
this help
esc
close this, then clear every filter — or just the search, while you are typing in it

Ignored while you are typing. Pages without a filter rail have no search to focus.