Turning software into computer chips – Hastlayer
summary
Hastlayer converts .NET code into FPGA logic, generating VHDL and bitstreams and running on ARM+FPGA boards or cloud Xilinx cards. A synthetic embarrassingly parallel demo compiles to 280 hardware cores and runs ~25 s on CPU vs ~240 ms on FPGA — about a ~100x speedup and deterministic latency. Cloud results show roughly ~30x speed / ~120x less energy. Custom number formats become real accelerators — custom posit processor generated and running.
AI-written summary · about
chapters (11)
- 0:00Start
- 4:36Introduction
- 10:44Parallelism
- 11:53The Complexity of Programs You Can Run on these Devices
- 12:32Power Efficiency
- 13:59What Is Heslier
- 15:02Benefits of Fpg Computing
- 16:41Visual Studio
- 32:51Support for Cloud Fpgas
- 40:34Fpgas
- 42:28Troubleshooting
related talks
16mBuild your own Open Hardware CPU in 25 minutes or less
45mAutomated, Simulation-Based Flow for Low-Cost FPGA-Accelerated Devices with Zeph...
01h 09mC++20 on Xilinx FPGA with SYCL for Vitis
06mLightning Talk: Creating a GPU With C++ and an FPGA
23mAccelerating Musical Live Coding With On-Device AI
37mBridging the Architecture Divide: How Hardware Limits Wasm, and How We Can Do Better
08mLightning Talk: Accelerate WebAssembly AI with Backend Graph Compliers on a Wide Variety of AI HW Accelerators
19mKeynote: Designing the Next Billion Chips: How RISC-V is Revolutionizing Hardware