A dive into RISC-V

on YouTube ↗17m

" summary

Overview of what RISC-V actually does and what was built: RISC-V defines an open instruction set with a minimal base plus extensions that vendors can add, which simplifies auditing and lets firmware run from bare metal. The talk shows concrete ecosystem status: open firmware tools exist, Linux runs on RISC-V boards, but Go support is fractured — old Go ports compile but modern compiler changes break builds and tools like tinyGo and Rust bare‑metal work are promising.

AI-written summary · about

" chapters (5)

1. 0:00Start
2. 0:12Introduction to RISC-V
3. 0:37What is RISC-V?
4. 3:49VLIN (very long instruction word), LIM (long instruction word), EPIC (explicitly parallel instruction computing): designed to exploit Instruction level parallelisn. executing multiple instructions in parallel. This requires less hardware than CISC or RISC and leaves the complexity for the compiler
5. 12:30Mirageos Unikernels as firmware

" related talks

• 02h 18mRISC-V 101kalista Redmond · RISC-V 101 2023
• 10mKeynote: Owning Your Silicon Future Starts with Building on RISC-VDivyang Agrawal · Open Source Summit Korea 2025
• 19mKeynote: Designing the Next Billion Chips: How RISC-V is Revolutionizing HardwareYunsup Lee · Embedded Linux Conference + OpenIoT Summit North America 2018
• 20mRISC-V Goes BIGFlorian Wohlrab · Spring 2022 RISC-V Week — RISC-V International Day
• 27mGlobal Importance, Adoption, and Opportunity for Europe in RISC-VCalista Redmond · Spring 2022 RISC-V Week — RISC-V International Day
• 09mLightning Talk: RISC-V and AI: How an Open-Standards ISA Underpins Portability f...Philipp Tomsich · Open Source Summit Europe 2024
• 07mA Small Update On TinyGoRon Evans · GopherCon Europe 2020
• 24mPorting the Oberon system to the RISC-V instruction set architectureRikke Solbjørg · foss-north 2021