Optimize Your Industrial IoT Application in Every Dimension
Talkat RISC-V Forum: Embedded Technologies 2021 · on Wednesday, 2021-07-21· at 10:25· Virtual 1, Virtual·
summary
Shows how to balance code size, execution speed, and energy on a RISC-V core using IAR tooling and standard C++ techniques, with concrete measurements of binary bytes, cycle counts, and run-time power. Demonstrates compiler-friendly rewrites, when to use inlining or templates versus heap allocation and virtual calls, and which compiler flags and link-time steps actually move the needle. Includes hands-on examples and measured before/after results so the trade-offs are verifiable.
AI-written summary · about
chapters (6)
- 0:00Introduction
- 2:00Industrial IoT challenges
- 8:00Optimizing data pipelines
- 14:00Debugging and testing
- 18:30Performance tuning tips
- 22:04Summary and Q&A
related talks
46mSoftware Development Tools for IoT
22mStay Ahead with the Latest Advances in RISC-V Development Tools
18mRISC-V ISA: Understanding Limitations and Methods to Improve Code Density & Performance
13mDemo: RISC-V as an Enabler of Heterogeneous Compute
11mRISC-V customization, HW/SW co-optimization, and custom compute
01h 10mWhy RISC-V Through ISA Customization Demonstration
01h 01mThe Genius of RISC-V Microprocessors
13mKeynote: Mobilizing the Open Source Software Ecosystem for RISC-V
